

# Design Kit


Quasi-Resonant Switching Power Supply using FA5541

# Contents




	<b>Slide #</b>
1. Quasi-Resonant Switching Power Supply 19V/5A.....	3
1.1 Output voltage.....	4
1.2 Output current.....	5
1.3 Output ripple voltage .....	6
1.4 Step-load response.....	7
2. Basic operation of switching power supply using FA5541.....	8-11
3. Start-up sequence simulation. ....	12-15
4. Bridge diode peak current at start-up.....	16-17
5. Transformer.....	18-20
6. Transformer leakage inductance.....	21-22
7. RCD Clamping network.....	23-24
8. Power MOSFET switching device.....	25-27
9. Schottky barrier diode D21 and D22 waveforms.....	28-30
10. Photocoupler.....	31-32
Simulations index.....	33

# 1. Quasi-Resonant Switching Power Supply 19V/5A




# 1.1 Output voltage




- Simulation result confirming that the output voltage would be 19 Volt at 5-A load. The result also shows that the circuit need 60ms to reach steady state.

## 1.2 Output current




- Simulation result confirming that the output current would be 5 Amp. The result also shows that the circuit need 60ms to reach steady state.

## 1.3 Output ripple voltage




- Simulation results shows the output ripple voltage at maximum current load (approximately  $17.5\text{mV}_{\text{P-P}}$ ).

## 1.4 Step-load response



- Simulation results shows waveform of the output voltage responding to stepping current 3/5A.


## 2. Basic operation of switching power supply using FA5541



- Power supply using FA5541 is switching using self-excited oscillation.
- When IC turns the MOSFET ON, drain current  $I_d$  (primary current of T1) begins to rise from zero.
- $V(IS \text{ pin})$  is voltage-converted from the  $I_d$  current.




## 2. Basic operation of switching power supply using FA5541




- When  $I_d$  reaches the reference level, FA5541 will turn M1 OFF

## 2. Basic operation of switching power supply using FA5541




- When M1 turns OFF, and the winding voltage of the transformers has step change and  $I_F(D1)$  is provided from the transformer into secondary side.

## 2. Basic operation of switching power supply using FA5541




- When  $IF(D1)$  gets zero,  $V_{ds}$  drops rapidly due to resonance of transformers inductance and  $C_d$ . At the same time  $V_{sub}$  also drops rapidly.
- When  $V(ZCD) < V_{th}$  (of valley detection), FA5541 turns M1 ON again

# 3. Start-up sequence simulation



※ No parasitic elements and no initial condition is set


# 3. Start-up sequence simulation



### 3. Start-up sequence simulation

FA5541 under voltage lockout (UVLO) characteristics (VCC pin)

- ON threshold voltage:  $V_{CCON} = 10.2V$
- Startup circuit shutdown:  $V_{STOFF} = 12.4V$
- Startup circuit reset voltage:  $V_{STRST1} = 10.2V$




t1,t2:  $V_{CC} < V_{STOFF}$ , startup circuit turns on, VCC pin charges capacitor  $C_{VCC}$  (C2).

t2:  $V_{CC}$  reaches  $V_{CCON}$ , FA5541 is turned on


t3: after  $V_{CC}$  reaches  $V_{STOFF}$ , startup circuit turns off,  $V_{CC}$  decreases until Auxiliary supply takes over.

### 3. Start-up sequence simulation



- the simulation result shows the tradeoff between Total start-up time and Design margin, which is the difference of  $V(VCC)$  and  $VSTRST1$  when the auxiliary winding takes over from the IC startup circuit.
- 33uF-CVCC is selected for higher Design margin although total start-up time is high.


# 4. Bridge diode peak current at start-up



※ No parasitic elements and no initial condition is set




## 4. Bridge diode peak current at start-up




- Simulation result of the current through bridge rectifier diode DBR1 when the power supply is plug to the wall outlet. the peak current is approximately 9.8 which is less than Absolute maximum value IFSM from the datasheet.

# 5. Transformer




※ No parasitic elements

# 5. Transformer



# 5. Transformer



- $L_{leak} = L_P(1-k^2)$
- $L_S/L_P = N^2$

$N$  : winding ratio of the transformer

$$V_S = V_P * (N_S/N_P)$$

$$V_{SUB} = V_P * (N_{SUB}/N_P)$$


- Transformer is modeled by using SPICE primitive  $k$  ,the transformer spec is Lp=360uH and Np:Ns:Nsub=57:10:8

# 6. Transformer leakage inductance

Parametric sweep "k"



PARAMETERS:  
k = 0.98  
Cclp = 2200pF

K1  
K\_Linear  
COUPLING = {k}  
L1 = Ls  
L2 = Lp  
L3 = Lsub




PARAMETERS:  
Np = 57  
Ns = 10  
Nsub = 8  
Lp = 360uH  
Nsp = {Ns/Np}  
Nsubp = {Nsub/Np}

# 6. Transformer leakage inductance





- Transformer model using SPICE primitive  $k$ , leakage inductance:  $L_{leak} = L_P(1-k^2)$
- $L_P=360\mu H$ , leakage inductance is  $14.256\mu H$  for  $k=0.98$  and  $7.164\mu H$  for  $k=0.99$
- Check the  $V_{DS}$  overshoot voltage versus the transformer leakage inductance.

# 7.RCD Clamping network




# 7.RCD Clamping network





- Compare VDS overshoot of the circuit with  $C_{CLP}(C2) = 220pF$  and  $2200pF$ , larger  $C_{CLP}$  value get better design margin for MOSFET  $V_{DS}$
- $C_{CLP}=2200uF$  is selected for the better M1:  $V_{DS}$  design margin.



# 8. Power MOSFET switching device




# 8.Power MOSFET switching device




- Simulation results shows the peak value of M1:  $V_{DS}$  and  $I_D$ .

# 8. Power MOSFET switching device





- Simulation results shows the peak value of MOSFET VDS and ID . Calculated switching power loss and average power loss are also shown

# 9. Schottky barrier diode D21 and D22 waveforms




# 9.Schottky barrier diode D21 and D22 waveforms




- Simulation results shows the peak value of SBD:  $V_{KA}$  and  $I_F$ .

# 9.Schottky barrier diode D21 and D22 waveforms




- Simulation results shows the peak value of SBD  $V_{KA}$  and  $I_F$ . Calculated power loss and average power loss are also shown

# 10. Photocoupler



✘ No parasitic elements: Leak and ESL ,to aid simulation convergence

# 10. Photocoupler



- When power supply output reaches spec voltage (19V), a shunt regulator draws current through resistor (R6) and VAK of photocoupler increases.
- When VAK turns on photocoupler, collector current  $I_C$  increases. This causes FB pin voltage to decrease before power supply output voltage goes to the stable state.



<b>Simulations</b>	<b>Folder name</b>
1. Start-up sequence simulation.....	Startup
2. Quasi-Resonant Switching Power Supply Waveforms.....	Waveforms
3. Step-load response.....	Stepload
4. Power switch devices (M1 and SBD losses) .....	Losses
5. Variable design parameters ( $L_{eak}$ and C2) .....	Params